View K4D263238G-GC360_3900411.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

128m gddr sdram k4d263238g-gc - 1 - rev 1.8 (march. 2005) 128mbit gddr sdram revision 1.8 march 2005 samsung electronics reserves the right to change products or specification without notice. information in this document is provid ed in relation to samsung products, and is subject to change without notice. nothing in this document shall be construed as granting any license, express or implied, by estoppel or otherwise, to any intellectual property rights in samsung products or technology. all information in this document is provided on as "as is" basis without guarantee or warranty of any kind. 1. for updates or additional information about sams ung products, contact your nearest samsung office. 2. samsung products are not intended for us e in life support, critical care, m edical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any government al procurement to which special terms or provisions may apply.
128m gddr sdram k4d263238g-gc - 2 - rev 1.8 (march. 2005) revision history revision 1.8 (march 5, 2005) ? remove 80% and 120% of the ibis(i - v) curve in the data sheet revision 1.7 (february 5, 2005) ? changed emrs table for driver impedance control . ? added ibis (i - v) curve in the data sheet revision 1.6 (january 5, 2005) ? added 200mhz/ 166mhz ac characteristics in ac characteristics (ii) table of k4d263238g-vc2a and k4d263238g-vc33. ? typo corrected revision 1.5 (december 29, 2004) ? added tck(min)=5ns @ cl3 ? changed tck(max) of k4d263238g-gc2a from 4ns to 10ns revision 1.4 (november 30, 2004) ? typo corrected in dc table revision 1.3 (november 12, 2004) ? changed ac spec format ? changed dc spec measurement condition from vdd(typ) to vdd(max) revision 1.2 (october 18, 2004) ? changed unit of twr and twr_a from ns to tck to avoid misuse. ? added lower speed timing set revision 1.1 (august 31, 2004) ? added 100% driver strength option as a6a1="11" revision 1.0 (july 12, 2004) ? defined dc spec revision 0.4 (june 20, 2004) ? removed k4d26323qg-gc 40/45 from the spec ? added dummy cycle (20tck) between emrs and mrs during the power-up sequence. revision 0.3 (june 8, 2004) ? internal only revision 0.2 (april 22, 2004) ? changed cas latency of k4d263238g-gc2a from 4tck to 5tck ? changed twr & twr_a of k4d263238g-gc2a from 4tck to 5tck
128m gddr sdram k4d263238g-gc - 3 - rev 1.8 (march. 2005) revision history revision 0.1 (april 19, 2004) ? changed trcdrd of k4d263238g -gc33/36 from 4tck to 5tck ? changed trcdwr of k4d263238g-gc33/36 from 2tck to 3tck ? changed twr of k4d263238g-gc2 a/33/36 from 3tck to 4tck. ? changed tdal of k4d263238g-gc2a from 8tck to 9tck ? changed tdal of k4d263238g-gc33/36 from 7tck to 8tck revision 0.0 (april 7, 2004) - target spec ? defined target specification
128m gddr sdram k4d263238g-gc - 4 - rev 1.8 (march. 2005) the k4d263238g is 134,217,728 bits of hyper synchronous data rate dynamic ram organized as 4 x1,048,576 words by 32 bits, fabricated with samsung ? s high performance cmos technology. sync hronous features with data strobe allow extremely high performance up to 2.8gb/ s/chip. i/o transactions are possible on both edges of the clock cycle. range of operating frequencies, programmable burst length and programma ble latencies allow the device to be useful for a variety of high performance memo ry system applications. ? 2.5v 5% power supply for device operation ? 2.5v 5% power supply for i/o interface ? sstl_2 compatible inputs/outputs ? 4 banks operation ? mrs cycle with address key programs -. read latency 3, 4 (clock) -. burst length (2, 4 and 8) -. burst type (sequential & interleave) ? all inputs except data & dm are sampled at the positive going edge of the system clock ? differential clock input general description features ? no wrtie-interrupted by read function ? 4 dqs?s ( 1dqs / byte ) ? data i/o transactions on both edges of data strobe ? dll aligns dq and dqs transitions with clock transition ? edge aligned data & data strobe output ? center aligned data & data strobe input ? dm for write masking only ? auto & self refresh ? 32ms refresh period (4k cycle) ? 144-ball fbga ? maximum clock frequency up to 350mhz ? maximum data rate up to 700mbps/pin for 1m x 32bit x 4 bank ddr sdram 1m x 32bit x 4 banks graphic double data rate synchronous dram with bi-directional da ta strobe and dll ordering information k4d263238g-vc is the lead free package part number. part no. max freq. max data rate interface package k4d263238g-gc2a 350mhz 700mbps/pin sstl_2 144-ball fbga k4d263238g-gc33 300mhz 600mbps/pin k4d263238g-gc36 275mhz 550mbps/pin
128m gddr sdram k4d263238g-gc - 5 - rev 1.8 (march. 2005) pin configuration (top view) pin description ck,ck differential clock input ba 0 , ba 1 bank select address cke clock enable a 0 ~a 11 address input cs chip select dq 0 ~ dq 31 data input/output ras row address strobe v dd power cas column address strobe v ss ground we write enable v ddq power for dq ? s dqs data strobe v ssq ground for dq ? s dm data mask nc no connection rfu reserved for future use mcl must connect low dqs0 vss rfu 1 thermal vss thermal vss thermal vss thermal vss thermal vss thermal vss thermal vss thermal vss thermal vss thermal vss thermal vss thermal vss thermal vss thermal vss thermal vss thermal vssq vssq vssq vssq vssq vssq vssq vssq vssq vssq vssq vssq vssq vssq vssq vssq vssq vssq vssq vssq vss vss vss vss vss vss vss vss vss rfu 2 a5 a6 dq4 dq6 dq7 dq17 dq19 dqs2 dq21 dq22 cas ras cs dm0 vddq dq5 vddq dq16 dq18 dm2 dq20 dq23 we nc nc nc vdd vddq vddq nc vddq vddq vdd nc ba0 ba1 a0 dq3 vddq dq31 dq1 a10 a2 a1 vdd vdd vdd dq2 vddq vdd a11 a3 a9 a4 dq0 vddq vdd dq29 dq30 dq28 vddq nc vss a7 vddq vddq nc vddq vddq vdd ck a8/ap dm3 vddq dq26 vddq dq15 dq13 dm1 dq11 dq9 nc ck cke dqs3 dq27 dq25 dq24 dq14 dq12 dqs1 dq10 dq8 nc vref 2345678910111213 b c d e f g h j k l m n note: 1. rfu1 is reserved for a12 2. rfu2 is reserved for ba2 3. vss thermal balls are optional mcl
128m gddr sdram k4d263238g-gc - 6 - rev 1.8 (march. 2005) input/output functional description *1 : the timing reference point for the different ial clocking is the cross point of ck and ck. for any applications us ing the single ended clocking, apply v ref to ck pin. symbol type function ck, ck *1 input the differential system clock input. all of the inputs are sampled on the rising edge of the clock except dq ? s and dm ? s that are sampled on both edges of the dqs. cke input activates the ck signal when high and deactivates the ck signal when low. by deactivating the clock, cke low indicates the power down mode or self refresh mode. cs input cs enables the command decoder when low and disabled the com- mand decoder when high. when the command decoder is disabled, new commands are ignored but previous operations continue. ras input latches row addresses on the positive going edge of the ck with ras low. enables row access & precharge. cas input latches column addresses on the positive going edge of the ck with cas low. enables column access. we input enables write operation and row precharge. latches data in starting from cas , we active. dqs 0 ~ dqs 3 input/output data input and output are synchronized with both edge of dqs. dqs 0 for dq 0 ~ dq 7, dqs 1 for dq 8 ~ dq 15, dqs 2 for dq 16 ~ dq 23, dqs 3 for dq 24 ~ dq 31. dm 0 ~ dm 3 input data in mask. data in is masked by dm latency=0 when dm is high in burst write. dm 0 for dq 0 ~ dq 7, dm 1 for dq 8 ~ dq 15, dm 2 for dq 16 ~ dq 23, dm 3 for dq 24 ~ dq 31. dq 0 ~ dq 31 input/output data inputs/outputs are multiplexed on the same pins. ba 0 , ba 1 input selects which bank is to be active. a 0 ~ a 11 input row/column addresses are multiplexed on the same pins. row addresses : ra 0 ~ ra 11 , column addresses : ca 0 ~ ca 7 . column address ca 8 is used for auto precharge. v dd /v ss power supply power and ground for the input buffers and core logic. v ddq /v ssq power supply isolated power supply and ground for the output buffers to provide improved noise immunity. v ref power supply reference voltage for inputs, used for sstl interface. nc/rfu no connection/ reserved for future use this pin is recommended to be left "no connection" on the device mcl must connect low must connect low
128m gddr sdram k4d263238g-gc - 7 - rev 1.8 (march. 2005) block diagram (1mbit x 32i/o x 4 bank) bank select timing register address register refresh counter row buffer row decoder col. buffer data input register serial to parallel 1mx32 1mx32 1mx32 1mx32 sense amp 2-bit prefetch output buffer i/o control column decoder latency & burst length programming register strobe gen. ck,ck addr lcke ck,ck cke cs ras cas we dmi ldmi ck,ck lcas lras lcbr lwe lwcbr lras lcbr ck, ck 64 64 32 32 lwe ldmi x32 dqi data strobe intput buffer dll (dqs0~dqs3)
128m gddr sdram k4d263238g-gc - 8 - rev 1.8 (march. 2005) ? power-up sequence ddr sdrams must be powered up and initialized in a predefined manner to prevent undefined operations. 1. apply power and keep cke at low state (all other inputs may be undefined) - apply vdd before vddq . - apply vddq before vref & vtt 2. start clock and maintain stable condition for minimum 200us. 3. the minimum of 200us after stable power and clock(ck,ck ), apply nop and take cke to be high . 4. issue precharge command for all banks of the device. 5. issue a emrs command to enable dll. (minimum 20 clock cycles are recommended prior to mrs command, however not mandatory just in case tmrd met) *1 6. issue a mrs command to reset dll. the additional 200 clock cycles are required to lock the dll. * 1,2 7. issue precharge command for all banks of the device. 8. issue at least 2 or more auto-refresh commands. 9. issue a mode register set command with a8 to low to in itialize the mode register. *1 the additional 200cycles of clock input is required to lock the dll after enabling dll. *2 sequence of 6&7 is regardless of the order functional description power up & initialization sequence command 0 12345678910111213141516171819 trp tmrd precharge all banks 2nd auto refresh mode register set any command t rfc 1st auto refresh t rfc emrs mrs tmrd< dll reset ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ precharge all banks t rp inputs must be stable for 200us ~ ~ 200 clock min. ~ ~ tmrd. ck,ck * when the operating frequency is change d, dll reset should be required again. after dll reset again, the mini mum 200 cycles of clock input is needed to lock the dll.
128m gddr sdram k4d263238g-gc - 9 - rev 1.8 (march. 2005) the mode register stores the data for controlling the vari ous operating modes of ddr sdram. it programs cas latency, addressing mode, burst length, test mode, dll reset and vari ous vendor specific options to make ddr sdram useful for variety of different applications. the default value of the mode register is not defined, therefore the mode register must be written after emrs setting for proper operation. t he mode register is written by asserting low on cs , ras , cas and we (the ddr sdram should be in active mode with cke already high prior to writing into the mode register). the state of address pins a 0 ~ a 11 and ba 0 , ba 1 in the same cycle as cs , ras , cas and we going low is written in the mode register. minimum two clock cycles are requested to complete the write o peration in the mode register. the mode register contents can be changed using the same command and clock cycle requirements du ring operation as long as all banks are in the idle state. the mode register is divided into various fi elds depending on functionality. the burst length uses a 0 ~ a 2 , addressing mode uses a 3 , cas latency(read latency from column address) uses a 4 ~ a 6 . a 7 is used for test mode. a 8 is used for dll reset. a 7, a 8 , ba 0 and ba 1 must be set to low for normal mrs operation. refer to the table for specific codes for various burst length, addre ssing modes and cas latencies. mode register set(mrs) address bus mode register cas latency a 6 a 5 a 4 latency 000 reserved 001 reserved 010 reserved 011 3 100 4 101 reserved 110 reserved 111 reserved burst length a 2 a 1 a 0 burst type sequential interleave 0 0 0 reserve reserve 001 2 2 010 4 4 011 8 8 1 0 0 reserve reserve 1 0 1 reserve reserve 1 1 0 reserve reserve 1 1 1 full page reserve burst type a 3 type 0 sequential 1 interleave * rfu(reserved for future use) should stay "0" during mrs cycle. mrs cycle command *1 : mrs can be issued only at all banks precharge state. *2 : minimum t rp is required to issue mrs command. 0 ck, ck precharge nop nop mrs nop nop 2 01 5 34 8 67 any nop all banks command t rp t mrd =2 t ck ba 1 ba 0 a 11 a 10 a 9 a 8 a 7 a 6 a 5 a 4 a 3 a 2 a 1 a 0 rfu 0 rfu dll tm cas latency bt burst length ba 0 a n ~ a 0 0mrs 1emrs dll a 8 dll reset 0no 1yes test mode a 7 mode 0 normal 1test nop
128m gddr sdram k4d263238g-gc - 10 - rev 1.8 (march. 2005) the extended mode register stores the data for enabling or disabling dll and selecting output driver strength. the default value of the extended mode register is not defined, therefore the extened mode register must be written after power up for enabling or disabling dll. the extended mode register is written by assert- ing low on cs , ras , cas , we and high on ba0(the ddr sdram should be in all bank precharge with cke already high prior to writing into the extended mode register). the state of address pins a0, a2 ~ a5, a7 ~ a11 and ba1 in the same cycle as cs , ras , cas and we going low are written in the extended mode register. a1 and a6 are used for setting driver strength to norm al, weak or matched impedance. two clock cycles are required to complete the write operation in the extended mode register. the mode register contents can be changed using the same command and clock cycle require ments during operation as long as all banks are in the idle state. a0 is used for dll enable or disable. "high" on ba0 is used for emrs. all the other address pins except a0,a1,a6 and ba0 must be set to low for proper emrs operation. refer to the table for specific codes. a 0 dll enable 0 enable 1 disable ba 0 a n ~ a 0 0mrs 1emrs figure 7. extended mode register set extended mode register set(emrs) address bus extended *1 : rfu(reserved for future use) should st ay "0" during emrs cycle. a 6 a 1 output driver impedence control 01 60% 11 100% rfu 1 rfu d.i.c rfu d.i.c dll ba 1 ba 0 a 11 a 10 a 9 a 8 a 7 a 6 a 5 a 4 a 3 a 2 a 1 a 0 mode register
128m gddr sdram k4d263238g-gc - 11 - rev 1.8 (march. 2005) ibis : i/v characteristics for input and output buffers pulldown current (ma) pullup current (ma) voltage (v) 60% 100% 60% 100% 0.0 -0.2 -0.36 5.04 8.12 0.1 2.12 3.04 2.64 4.28 0.2 4.32 6.24 0.24 0.52 0.3 6.44 9.32 -2.0 -3.08 0.4 8.32 12.2 -4.2 -6.52 0.5 10.0 14.8 -6.28 -9.84 0.6 11.6 17.1 -8.28 -13.0 0.7 13.0 19.0 -10.2 -16.0 0.8 14.0 20.7 -11.9 -18.8 0.9 15.0 22.0 -13.6 -21.5 1.0 15.6 23.0 -15.1 -23.9 1.1 16.1 23.7 -16.5 -26.1 1.2 16.5 24.2 -17.8 -28.1 1.3 16.8 24.6 -18.8 -29.9 1.4 17.0 25.0 -19.9 -31.5 1.5 17.0 25.1 -20.6 -32.9 1.6 17.2 25.3 -21.4 -34.1 1.7 17.3 25.4 -22.1 -35.1 1.8 17.4 25.6 -22.6 -36.0 1.9 17.4 25.6 -23.1 -36.7 2.0 17.5 25.8 -23.5 -37.4 2.1 17.6 25.8 -23.8 -37.9 2.2 17.6 25.9 -24.2 -38.4 2.3 17.7 26.0 -24.4 -38.9 2.4 17.7 26.1 -24.7 -39.3 2.5 17.8 26.1 -24.9 -39.7 2.6 17.8 26.2 -25.2 -40.1 2.7 17.8 26.2 -25.4 -40.4
128m gddr sdram k4d263238g-gc - 12 - rev 1.8 (march. 2005) -50 -40 -30 -20 -10 0 10 20 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2 2.1 2.2 2.3 2.4 2.5 2.6 2.7 -5 0 5 10 15 20 25 30 35 40 0 0.1 0 . 2 0.3 0.4 0.5 0.6 0.7 0.8 0 . 9 1 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2 2.1 2.2 2.3 2.4 2.5 2.6 2.7 pullup characteristics i - v curve vout (v) iout (ma) 100 % pulldown characteristics i - v curve vout (v) iout (ma) 100 % 60 % 60 %
128m gddr sdram k4d263238g-gc - 13 - rev 1.8 (march. 2005) permanent device damage may occur if absolute maximum ratings are exceeded. functional operation should be restri cted to recommended operating condition. exposure to higher than recommended voltage for extended per iods of time could affect device reliability. note : power & dc operating conditions(sstl_2 in/out) recommended operating conditions(voltage referenced to v ss =0v, t a =0 to 65 c) parameter symbol min typ max unit note device supply voltage v dd 2.375 2.5 2.625 v 1 output supply voltage v ddq 2.375 2.5 2.625 v 1 reference voltage v ref 0.49*v ddq - 0.51*v ddq v2 termination voltage vtt v ref -0.04 v ref v ref +0.04 v 3 input logic high voltage v ih(dc) v ref +0.15 - v ddq +0.30 v 4 input logic low voltage v il(dc) -0.30 - v ref -0.15 v 5 output logic high voltage v oh vtt+0.76 - - v i oh =-15.2ma, 7 output logic low voltage v ol - - vtt-0.76 v i ol =+15.2ma, 7 input leakage current i il -5 - 5 ua 6 output leakage current i ol -5 - 5 ua 6 absolute maximum ratings parameter symbol value unit voltage on any pin relative to vss v in , v out -0.5 ~ 3.6 v voltage on v dd supply relative to vss v dd -1.0 ~ 3.6 v voltage on v dd supply relative to vss v ddq -0.5 ~ 3.6 v storage temperature t stg -55 ~ +150 c power dissipation p d 3.3 w short circuit current i os 50 ma 1. under all conditions vddq must be less than or equal to vdd. 2. vref is expected to equal 0.50*vddq of the transmitting device and to tr ack variations in the dc level of the same. peak to peak noise on the vref may not exceed + 2% of the dc value. 3. vtt of the transmitting device must track vref of the receiving device. 4. vih(max.)= vddq +1.5v for a pulse width and it can not be greater than 1/3 of the cycle rate. 5. vil(mim.)= -1.5v for a pulse width and it can not be greater than 1/3 of the cycle rate. 6. for any pin under test input of 0v < vin < vdd is acceptable. for all other pins that are not under test vin=0v. 7. output logic high voltage and low voltage is depend on output channel condition. note :
128m gddr sdram k4d263238g-gc - 14 - rev 1.8 (march. 2005) dc characteristics note : 1. measured with outputs open. 2. refresh period is 32ms. 3. current measured at vdd(max) parameter symbol test condition version unit note -2a -33 -36 operating current (one bank active) i cc1 burst lenth=2 t rc t rc (min) i ol =0ma, t cc = t cc (min) 315 285 270 ma 1 precharge standby current in power-down mode i cc2 p cke v il (max), t cc = t cc (min) 15 15 15 ma precharge standby current in non power-down mode i cc2 n cke v ih (min), cs v ih (min), t cc = t cc (min) 75 65 65 ma active standby current power-down mode i cc3 p cke v il (max), t cc = t cc (min) 75 70 65 ma active standby current in non power-down mode i cc3 n cke vih(min), cs vih(min), t cc = t cc (min) 240 220 210 ma operating current ( burst mode) i cc4 i ol =0ma , t cc = t cc (min), page burst, all banks activated. 505 465 445 ma refresh current i cc5 t rc t rfc (min) 280 250 230 ma 2 self refresh current i cc6 cke 0.2v 8 8 8 ma operating current (4bank interleaving) i cc7 burst length=4 t rc t rc (min) i ol =0ma, t cc = t cc (min) 600 550 520 ma recommended operating conditions unless otherwise noted, t a =0 to 65 c) 1. v id is the magnitude of the diff erence between the input level on ck and the input level on ck 2. the value of v ix is expected to equal 0.5*v ddq of the transmitting device and must track va riations in the dc level of the same note : ac input operating conditions recommended operating conditions(voltage referenced to v ss =0v, t a =0 to 65 c) parameter symbol min typ max unit note input high (logic 1) voltage ;dq v ih v ref +0.35 - - v input low (logic 0) voltage; dq v il --v ref -0.35 v clock input differential voltage; ck and ck v id 0.7 - v ddq +0.6 v 1 clock input crossing point voltage; ck and ck v ix 0.5*v ddq -0.2 - 0.5*v ddq +0.2 v 2
128m gddr sdram k4d263238g-gc - 15 - rev 1.8 (march. 2005) r t =50 ? output c load =30pf (fig. 1) output load circuit z0=50 ? v ref =0.5*v ddq v tt =0.5*v ddq decoupling capacitance guide line recommended decoupling capacitance added to power line at board. parameter symbol value unit decoupling capacitance between v dd and v ss c dc1 0.1 + 0.01 uf decoupling capacitance between v ddq and v ssq c dc2 0.1 + 0.01 uf 1. v dd and v ddq pins are separated each other. all v dd pins are connected in chip. all v ddq pins are connected in chip. 2. v ss and v ssq pins are separated each other all v ss pins are connected in chip. all v ssq pins are connected in chip. note : ac operating test conditions (t a = 0 to 65 c) note 1 : in case of differential clocks(ck and ck ), input reference voltage for clock is a ck and ck ?s crossing point accordingly, clock duty should be measured at a ck and ck ?s crossing point. parameter value unit note input reference voltage for ck(for single ended) 0.50*v ddq v1 ck and ck signal maximum peak swing 1.5 v ck signal minimum slew rate 1.0 v/ns input levels(v ih /v il )v ref +0.4/v ref -0.4 v input timing measurement reference level v ref v output timing measurement reference level v tt v output load condition see fig.1 capacitance (t a = 25 c, f=1mhz) parameter symbol min max unit input capacitance( ck, ck )c in1 1.0 5.0 pf input capacitance(a 0 ~a 11 , ba 0 ~ba 1 )c in2 1.0 4.0 pf input capacitance( cke, cs , ras ,cas , we )c in3 1.0 4.0 pf data & dqs input/output capacitance(dq 0 ~dq 31 )c out 1.0 6.5 pf input capacitance(dm0 ~ dm3) c in4 1.0 6.5 pf
128m gddr sdram k4d263238g-gc - 16 - rev 1.8 (march. 2005) ac characteristics *1. the cycle to cycle jitter over 1~6 cycle short term jitter. parameter symbol -2a -33 -36 unit note min max min max min max ck cycle time cl=3 tck 5 10 5 10 5 10 ns cl=4 2.86 3.3 3.6 ns ck high level width tch 0.45 0.55 0.45 0.55 0.45 0.55 tck ck low level width tcl 0.45 0.55 0.45 0.55 0.45 0.55 tck dqs out access time from ck tdqsck -0.55 0.55 -0.55 0.55 -0.6 0.6 ns output access time from ck ta c -0.55 0.55 -0.55 0.55 -0.6 0.6 ns data strobe edge to dout edge tdqsq - 0.35 - 0.35 - 0.40 ns 1 read preamble trpre 0.9 1.1 0.9 1.1 0.9 1.1 tck read postamble trpst 0.4 0.6 0.4 0.6 0.4 0.6 tck ck to valid dqs-in tdqss 0.85 1.15 0.85 1.15 0.85 1.15 tck dqs-in setup time twpres 0 - 0 - 0 - ns dqs-in hold time twpreh 0.35 - 0.35 - 0.35 - tck dqs write postamble twpst 0.4 0.6 0.4 0.6 0.4 0.6 tck dqs-in high level width tdqsh 0.45 0.55 0.45 0.55 0.45 0.55 tck dqs-in low level width tdqsl 0.45 0.55 0.45 0.55 0.45 0.55 tck address and control input setup tis 0.8 - 0.8 - 0.9 - ns address and control input hold tih 0.8 - 0.8 - 0.9 - ns dq and dm setup time to dqs tds 0.35 - 0.35 - 0.40 - ns dq and dm hold time to dqs tdh 0.35 - 0.35 - 0.40 - ns clock half period thp tclmin or tchmin - tclmin or tchmin - tclmin or tchmin -ns1 data hold skew factor tqhs - 0.4 - 0.4 - 0.45 ns data output hold time from dqs tqh thp-tqhs - thp-tqhs - thp-tqhs - ns 1 jitter over 1~6 clock cycle error tj*1 - 75 - 85 - 95 ps cycle to cyde duty cycle error tdcerr - 75 - 85 - 95 ps rise and fall times of ck tr, tf - 600 - 700 - 700 ps 13467 tcl tck ck, ck dqs dq cs dm 25 tis tih 8 tds tdh 01 trpst trpre db0 db1 tdqss tdqsh tdqsl tch qa1 qa2 command reada writeb tdqsq t wpres t wpreh tdqsck tac simplified timing @ bl=2, cl=4
128m gddr sdram k4d263238g-gc - 17 - rev 1.8 (march. 2005) note 1 : - the jedec ddr specification currently defines the output data va lid window(tdv) as the time period when the data strobe and all data associated with that data strobe are coincidentally valid. - the previously used defini tion of tdv(=0.35tck) artificia lly penalizes system timing budgets by assuming the worst case output vaild window even then the clock duty cycle applie d to the device is better than 45/55% - a new ac timing term, tqh which stands for data output hold time from dqs is difined to a ccount for clock duty cycle variation and replaces tdv - tqhmin = thp-x where . thp=minimum half clo ck period for any given cycle and is defined by clock high or cl ock low time(tch,tcl) . x=a frequency dependent timing allowance account for tdqsqmax tqh timing (cl4, bl2) 1 thp ck, ck dqs dq cs 25 01 command reada tqh qa0 tdqsq(max) tdqsq(max) 3 4 qa1 valid nop nop nop nop nop nop valid t is t is ck, ck cke command exit powr down mode enter power down mode (read or write operation must not be in progress) 3t ck power down timing
128m gddr sdram k4d263238g-gc - 18 - rev 1.8 (march. 2005) ac characteristics (ii) k4d263238g-gc2a frequency cas latency trc trfc tras trcdrd trcdwr trp trrd tdal unit 350mhz ( 2.86ns ) 4 15 17 10 5 3 5 4 10 tck 300mhz ( 3.3ns ) 4 13 15 9 4 2 4 3 9 tck 275mhz ( 3.6ns ) 4 13 15 9 4 2 4 3 9 tck 200mhz ( 5.0ns ) 3 10 11 7 3 2 3 3 8 tck 166mhz ( 6.0ns ) 3 8 9 6 3 2 3 2 8 tck k4d263238g-gc33 frequency cas latency trc trfc tras trcdrd trcdwr trp trrd tdal unit 300mhz ( 3.3ns ) 4 13 15 9 4 2 4 3 9 tck 275mhz ( 3.6ns ) 4 13 15 9 4 2 4 3 9 tck 200mhz ( 5.0ns ) 3 10 11 7 3 2 3 3 8 tck 166mhz ( 6.0ns ) 3 8 9 6 3 2 3 2 8 tck k4d263238g-gc36 frequency cas latency trc trfc tras trcdrd trcdwr trp trrd tdal unit 275mhz ( 3.6ns ) 4 13 15 9 4 2 4 3 9 tck 200mhz ( 5.0ns ) 3 10 11 7 3 2 3 3 8 tck 166mhz ( 6.0ns ) 3 8 9 6 3 2 3 2 8 tck ac characteristics (i) note : 1. for normal write operation, even numbers of din are to be written inside dram 2. the number of clock of trp is restricted by the number of clock of tras and trp 3. the number of clock of twr_a is fixed. it can?t be changed by tck 4. trcdwr is equal to trcdrd-2tck and the number of clock can not be lower than 2tck. 5. the minimum number of clock cycles is dete rmined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer unconditionally. parameter symbol -2a -33 -36 unit note min max min max min max row cycle time trc 42.9 - 42.9 - 46.8 - ns 2,5 refresh row cycle time trfc 48.6 - 49.5 - 54 - ns 5 row active time tras 28.6 100k 29.7 100k 32.4 100k ns 5 ras to cas delay for read trcdrd 13.2 - 13.2 - 14.4 - ns 5 ras to cas delay for write trcdwr 6.6 -6.6-7.2-ns4 row precharge time trp 13.2 - 13.2 - 14.4 - ns 5 row active to row active trrd 9.9 - 9.9 - 10.8 - ns 5 last data in to row precharge twr 14.3 - 16.5 - 18 - ns 5 last data in to row precharge @auto precharge twr_a 5 - 5 - 5 - tck 3 auto precharge write recovery + pre- charge tdal 10 - 9 - 9 - tck 3,5 last data in to read command tcdlr 2 - 2 - 2 - tck 1 col. address to col. address tccd 1 - 1 - 1 - tck mode register set cycle time tmrd 2 - 2 - 2 - tck exit self refresh to read command txsr 200 - 200 - 200 - tck power down exit time tpdex 3tck+ tis - 3tck+ tis - 3tck+ tis -ns refresh interval time tref 7.8 - 7.8 - 7.8 - us
128m gddr sdram k4d263238g-gc - 19 - rev 1.8 (march. 2005) 012345678 baa ra ra trcd activea activeb writea writeb 13 14 15 16 17 18 19 20 21 baa bab ca cb baa ca 9101112 prech baa 22 ra normal write burst (@ bl=4) multi bank interleaving write burst (@ bl=4) baa ra ra bab rb rb tras trc trp trrd command dqs dq we dm ck, ck a8/ap addr (a0~a7, ba[1:0] a9,a10) activea writea da0 da1 da2 da3 simplified timing(2) @ bl=4 db0 db1 db3 da0 da1 da2 da3 db2 13467 tcl tck ck, ck dqs dq cs dm 25 tis tih 8 tds tdh 01 trpst trpre db0 db1 tdqss tdqsh tdqsl tch qa1 qa2 command reada writeb tdqsq t wpres t wpreh tdqsck tac simplified timing @ bl=2, cl=4
128m gddr sdram k4d263238g-gc - 20 - rev 1.8 (march. 2005) package dimensions (144-ball fbga) unit : mm 12.0 12.0 0.8 0.8 0.35 0.05 1.40 max 0.45 0.05 0.8x11=8.8 0.40 0.8x11=8.8 0.40 b c d e f g h j k l m n 13 12 11 10 9 8 7 6 5 4 3 2 a1 index mark a1 index mark 0.10 max

▲Up To Search▲

Price & Availability of K4D263238G-GC360

	To Download K4D263238G-GC360 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .